



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/673,542	09/30/2003	Moo Jin Lee	054358-5096	1841
9629 7590 09/30/2008 MORGAN LEWIS & BOCKIUS LLP 1111 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20004				
EXAMINER				
XIAO, KE				
ART UNIT		PAPER NUMBER		
2629				
MAIL DATE		DELIVERY MODE		
09/30/2008		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/673,542

**Applicant(s)**

LEE ET AL.

**Examiner**

Ke Xiao

**Art Unit**

2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 03 July 2008.  
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 5, 18, 20, 22, 27 and 32 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 5, 18, 20, 22, 27 and 32 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO/SF-08)  
Paper No(s)/Mail Date \_\_\_\_\_  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_  
5) ☐ Notice of Informal Patent Application  
6) ☐ Other: \_\_\_\_\_

**ACTION**

***Claim Objections***

Claims 22 and 32 is objected to because of the following informalities:

Claim 32 recites the limitation "the first power source voltage of 3.0V" on line 6, the examiner believes this should read -- the first power source voltage of 3.3V --.

Claims 22 and 32 also recites "the gate driving voltage" on the last line, the examiner believes this should read -- the gate driving circuit.

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

**Claim 32** is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Regarding **Claim 32**, it recites the following limitations:

"supplying the first power source voltage of 3.3V to the data driving circuit and the gate driving circuit for processing digital signal of the data driving circuit and the gate driving circuit;

generating a second power source voltage less than 3.0V from the first power source voltage of 3.3V using a reducing circuit;

supplying the second power source voltage less than 3.0V to the interface circuit and the timing controller for processing digital signal of the interface circuit and the timing controller"

However there is no support in the specification where the non reduced voltage is supplied to the drivers *and* a reduced voltage is supplied to the interface and timing circuits. There is only support for supplying all reduced voltages or all non reduced voltages to all four circuits.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claims 5, 18, 20, 22, 27 and 32** are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Admitted Prior Art (AAPA) and Tsutsui (US 7,196,701).

Regarding **Claim 5**, the AAPA teaches a method for supplying power to a liquid crystal display comprising steps of:

taking a power source greater than 3.0V from a system (AAPA, Fig. 2); and  
supplying the power source voltage greater than 3.0V to an interface circuit, a timing controller, and a data driving circuit, and a gate driving circuit for processing digital signal (AAPA, Fig. 2 VCC elements 11-14); and

raising or reducing the power source voltage greater than 3.0V using a DC-DC converter to generate a reference voltage VDD, a common voltage VCOM, gamma voltages GMA1~10, a gate high voltage VGH, and a gate low voltage VGL (AAPA, Fig. 2 element 16), wherein the reference voltage VDD, the common voltage VCOM and the gamma voltages GMA1~10 are supplied to the data driving circuit (AAPA, Fig. 2 element 13), and the gate high voltage VGH and the gate low voltage VGL are supplied to the gate driving circuit (AAPA, Fig. 2 element 14).

The AAPA fails to teach that the power source is less than 3.0V. Tsutsui teaches a similar power source used for the same function that is less than 3.0V (Tsutsui, Fig. 3 element 300 and power save control signal. Note Tsutsui uses 3V as the power saving example; however it is well within the scope of the invention to make the power saving voltage any number that allows the circuitry to remain operable, including voltages below 3V). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the power saving power supply of Tsutsui in place of the generic power supply of the AAPA in order to reduce power consumption.

Regarding **Claim 18**, the AAPA teaches an apparatus for supplying power to a liquid crystal display comprising steps of:

a system for generating a power voltage over 3.0V (AAPA, Fig. 2); and  
an interface circuit, a timing controller, a data driving circuit, and a gate driving circuit for processing digital signal by taking the power source voltage (AAPA, Fig. 2 elements 11-14); and

a DC-DC converter for raising or reducing the power source voltage over 3.0V using a DC-DC converter to generate a reference voltage VDD, a common voltage VCOM, gamma voltages GMA1~10, a gate high voltage VGH, and a gate low voltage VGL (AAPA, Fig. 2 element 16), wherein the reference voltage VDD, the common voltage VCOM and the gamma voltages GMA1~10 are supplied to the data driving circuit (AAPA, Fig. 2 element 13), and the gate high voltage VGH and the gate low voltage VGL are supplied to the gate driving circuit (AAPA, Fig. 2 element 14),

wherein the power source voltage is supplied to the interface circuit, the timing controller, the data driving circuit and the gate driving circuit.

The AAPA fails to teach that the power source is under 3.0V. Tsutsui teaches a similar power source used for the same function that is less than 3.0V (Tsutsui, Fig. 3 element 300 and power save control signal. Note Tsutsui uses 3V as the power saving example; however it is well within the scope of the invention to make the power saving voltage any number that allows the circuitry to remain operable, including voltages below 3V). It would have been obvious to one of ordinary skill in the art at the time of

the invention to use the power saving power supply of Tsutsui in place of the generic power supply of the AAPA in order to reduce power consumption.

Regarding **Claim 20**, the AAPA further teaches:

the interface circuit receives a synchronous signal, a clock signal and digital video data from the system (AAPA, Fig. 2 element 11);

the timing controller controls the data driving circuit and the gate driving circuit by using the synchronous signal and the clock signal from the interface circuit (AAPA, Fig. 2 element 12),

wherein the data driving circuit supplies the digital video data to the liquid crystal panel and the gate driving circuit supplies a scan pulse to the liquid crystal panel (AAPA Fig. 2 elements 13-15).

Regarding **Claim 22**, the AAPA teaches a method for supplying a power to a liquid crystal display, having an interface circuit, a timing controller, a data driving circuit and a gate driving circuit for processing digital signal, (AAPA, Figs. 2 and 4) comprising the steps of:

providing a first power source voltage from a system wherein the first power source voltage is 3.3V (AAPA, Figs. 2 and 4 VCC);

supplying the first power source voltage less than 3.0V to the interface circuit, the timing controller, the data driving circuit and the gate drivign circuit for processing digital signal of the interface circuit, the timing controller, the data driving circuit, and the gate driving circuit (AAPA, Figs. 2 and 4 VCC elements 11-14);

generating a reference voltage VDD, a common voltage VCOM, gamma voltages GMA1~10, a gate high voltage VGH, and a gate low voltage VGL from the first power source voltage of 3.3V using a DC-DC converter, (AAPA, Fig. 2 element 16),

supplying the reference voltage VDD, the common voltage VCOM and the gamma voltages GMA1~10 are supplied to the data driving circuit (AAPA, Fig. 2 element 13), and the gate high voltage VGH and the gate low voltage VGL are supplied to the gate driving circuit (AAPA, Fig. 2 element 14).

The AAPA fails to teach a second power source voltage as claimed. Tsutsui teaches a second power source voltage generated from the first power source voltage using a reducing circuit, the second power source voltage being used to process digital signal of the digital circuit devices and lower than the first power source voltage, and supplying the second power source voltage to the digital circuit devices (Tsutsui Figs. 2 and 7 VDD2 is supplied as driving circuitry). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the reducing circuit as taught by Tsutsui in the display power system of the AAPA in order to provide a power saving mode.

Regarding **Claim 27**, the AAPA teaches a method for supplying a power to a liquid crystal display, having digital circuit devices including an interface circuit, a timing controller, a data driving circuit, and a gate driving circuit for processing digital signal, (AAPA, Fig. 2) comprising the steps of:



providing a first power source voltage from a system wherein the first power source voltage is 3.3V and is used to process digital signal of the digital circuit devices (AAPA, Figs. 2 and 4);

supplying the power source voltage to the interface circuit, the timing controller, the data driving circuit and the gate driving circuit;

supplying the first power source voltage less than 3.0V to the interface circuit, the timing controller, the data driving circuit and the gate driving circuit for processing digital signal of the interface circuit, the timing controller, the data driving circuit, and the gate driving circuit (AAPA, Figs. 2 and 4 VCC elements 11-14);

generating a reference voltage VDD, a common voltage VCOM, gamma voltages GMA1~10, a gate high voltage VGH, and a gate low voltage VGL from the first power source voltage of 3.3V using a DC-DC converter, (AAPA, Fig. 2 element 16),

supplying the reference voltage VDD, the common voltage VCOM and the gamma voltages GMA1~10 are supplied to the data driving circuit (AAPA, Fig. 2 element 13), and the gate high voltage VGH and the gate low voltage VGL are supplied to the gate driving circuit (AAPA, Fig. 2 element 14).

The AAPA fails to teach that the power source is less than 3.0V. Tsutsui teaches a similar power source used for the same function that is less than 3.0V (Tsutsui, Fig. 3 element 300 and power save control signal, note Tsutsui uses 3V as the power saving example however it is well within the scope of the invention to make the power saving voltage any number that allows the circuitry to remain operable including voltages below 3V). It would have been obvious to one of ordinary skill in the art at the time of the

invention to use the power saving power supply of Tsutsui in place of the generic power supply of the AAPA in order to reduce power consumption.

Regarding **Claim 32**, the AAPA teaches a method for supplying a power to a liquid crystal display, having an interface circuit, a timing controller, a data driving circuit, and a gate driving circuit for processing digital signals, comprising the steps of:

providing a first power source voltage from a system wherein the first power source voltage is 3.3V;

supplying the first power source voltage of 3.3V to the interface circuit, the timing controller, the data driving circuit and the gate driving circuit for processing digital signal of the data driving circuit and the gate driving circuit;

generating a reference voltage VDD, a common voltage VCOM, gamma voltages GMA1~10, a gate high voltage VGH and a gate low voltage VGL from the first power source of 3.3V using a DC-DC converter; and

supplying the reference voltage VDD, the common voltage VCOM and the gamma voltages GMA1~10 to the data driving circuit and supplying the gate high voltage VGH and a gate low voltage VGL to the gate driving circuit.

The AAPA fails to teach generating and supplying a second power source as claimed. Tsutsui teaches different power sources used for different parts of the display including the timing control circuitry and the driving circuitry, specifically

generating a second power source voltage less than the first power source voltage from the first power source voltage of using a reducing circuit (Tsutsui, Figs. 1 and 3 elements VDD1, VDD2 and VDD3).

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the power saving power supply of Tsutsui and supply the timing control and interface circuits with a reduced voltages in the system of AAPA in order to reduce power consumption. It is noted that specific voltages of 3.3V and less than 3.0V are not taught by Tsutsui, however Tsutsui merely uses the voltages disclosed as examples, however the scope of the invention encompasses a large range of voltages including 3.3V and voltages less than 3.0V.

### ***Response to Arguments***

Applicant's arguments filed July 3<sup>rd</sup> 2008 regarding Claim 22 have been fully considered but they are not persuasive.

Regarding Claim 22, the applicant argues that the power supply of Tsutsui corresponds to a DC-DC converter and does not correspond to a reducing circuit. The examiner respectfully disagrees. The reducing circuit as mentioned by the applicant is merely another DC-DC converter, it takes an input DC voltage and outputs a lower DC voltage. Tsutsui clearly teaches generating a number of different DC voltages using a power supply including three different power source voltages. This clearly satisfies the reducing circuit as claimed because Tsutsui can also reduced the voltages generated to a value lower than the input voltage using the power saving mode.

Applicant's arguments with respect to Claims 5, 6, 18-20, 27 and 32 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ke Xiao whose telephone number is (571)272-7776. The examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Sumati Lefkowitz/  
Supervisory Patent Examiner, Art Unit 2629

/Ke Xiao/  
Examiner, Art Unit 2629